Archive

Posts Tagged ‘fpga v6 hardware’

OpenCPI now supports Xilinx ISE 11.4

December 9th, 2009

ISE 11.4 support is now available for Xilinx-based OpenCPI platforms. We ran the PIO and DMA regressions last night against oc1001-ml555, and have a deeper regression suite planned for the upcoming weekend. There were only minor issues related to the PCIe endpoint. QoR and runtime are essentially unchanged.

Shep Siegel developers, opencpi ,

Virtex-6 ML605 first-functional DMA in OpenCPI

November 15th, 2009

Avnet delivered Atomic Rules’ first ML605 board last Friday afternoon. Although no core OpenCPI code change was needed, there were several Xilinx tool scripting issues (V6 specific) that we resolved. We ran all of our PCIe passive and DMA regressions with the ML605. It was tested interacting with the host; and peer-peer DMA with an ML555. It is fully-functional and observed identical to our ML555, XUPV5, ALDER, and SX95T regressions. All simulations were done with ISim, all RTL synthesis with XST.

Shep Siegel developers, opencpi